
clk
reset
state_i
A[3:0]
O[3:0]
RTL_ROM
state_reg[3:0]
CLR
C
D
Q
PRE
RTL_REG_ASYNC
n/c
out1_i
A[3:0]
O
RTL_ROM
out1
state[3:0]
out2_i
A[3:0]
O
RTL_ROM
out2